In this paper, we present a new technique for calculating an effective capacitance of an RC interconnect line in very deep submicron design technologies. The calculation scheme guarantees that the effective capacitance model simultaneously matches both the 50% propagation delay and the 0-to-O.BVdd output transition behavior of a standard cell driving an RC interconnect. Experimental results show that the new technique exhibits high accuracy (less than 5% error) and high eflciency (converges in two or at most three iterations). The paper also includes extensions to handle complex cells as drivers of the RC interconnect.
Introduction
Circuit delay in VLSI circuits consists of two components: the 50% propagation delay of the driving gates (known as the gate propagation delays) and the delays of electrical signals through the wires (known as the interconnect propagation defays.) Consider the circuit in Fig.1 . The overall delay from input pin "A" of gate "Invl" to input pin "C" of "Inv 2" can be written as the sum of a gate propagation delay from input pin "A" to the output pin "B' of "Invl" and an interconnect propagation delay from output pin " B to the input pin "C" of "Inv2." DelayAc = DelayAB + DelayBc This work was supported by the National Science Foundation under grant number 9988441.
The gate propagation delay is in tum divided into two terms: the intrinsic gate delay and the (external) gate load delay. The intrinsic gate delay is due to the native characteristics of the CMOS devices (e.g., transistors) in the gateshells (more precisely, it is equal to gate propagation delay under zero load condition.) The load delay captures the timing effect of the load on the gate propagation delay. Fig. 2 shows a gate, which drives a purely capacitive load (CIoad) where one of its inputs switches (with a signal transition time of Ti,) and causes the output of the gatelcell to change. The gate propagation delay is a function of the input transition time and the output load. More precisely, the delay increases when C, , and/or zn increase, therefore, Gate Delay = f (q,, , Crmd )
Two approaches for gate propagation delay computation are based on ( I ) delay tables, and (2) use of a Thevenin equivalent circuit composed of a voltage source and a resistance in series with the gate load. Although the first approach is currently in wide use especially in the ASIC design flow, the second approach promises to be more accurate when the load is not purely capacitive. This is because it directly captures the interaction between the load and the gate/cell structure. The resistance value in the Thevenin model is strongly dependent on the input slew and output load and requires output voltage fitting 121.
Yg-, Gate/Cell \ ~ '6 Ged In commercial ASIC cell libraries, for each gate/cell in the library, typically, there is at least one pair of two-dimensional tables, which store the gate propagation delay and output riselfall time as a function of the output capacitance and input slew. One sample delay table is shown in Fig. 3 .
For intermediate values of input transition time and output load, piecewise linear approximation is used. The table is equivalent to empirical "k-factor' formulas for delay and output transition time. However, in VDSM technologies, we cannot neglect the effect of interconnect resistances and as shown in Fig. 1 Equating the first, second and third moments of the admittance of the real load with the first, second and third moments of the RC-n load, we can find Cl, R, and C, in Given the problem described above, we propose an algorithm, which calculates an effective capacitance that results in a very good match both in terms of the output transition time and the 50% propagation delay, simultaneously. This paper is organized as follows: Section 2 reviews the previous work to compute effective capacitance. Section 3 describes our algorithm for cases of a simple driver. Section 4 extends the effective capacitance computation algorithm for complex gates. We provide the results in Section 5. The conclusions are presented in Section 6. Consider the circuit in Fig. 4 . If R, goes to infinity, then the gatehell will see only C, as its load. On the other hand if R, goes to 0, the gatekell will see Cf0,=C,+ C2. Then the effective capacitance that the driver see, can be written as:
Priorwork
Using a table of circuit simulation results and a pair of twodimensional delay tables (cf. Fig. 3 ), Macys et al.
[ 121 obtain the effective capacitance. In their work, the effective capacitance is il function of the total capacitance in the RC-n model (&), the gate output slew rate, and the Elmore delay [I] of the load. The authors approximate the RC-x load with an effective capacitance such that the output voltage waveforms of the driving cell passes through some critical voltages (e.g., 0 and 0.75Vdd) at the same instances in time. They also normalize the four model parameters (output slew time and three xmodel parameters) to two parameters and use the table of circuit simulation results to find the effective capacitance by performing some iteration. However, their approach is not based on any analytical derivation.
Furthermore, it requires a rather large number of iterations to achieve convergence. Finally, it is either inaccurate or very costly for complex gates.
In one extension to handle complex gate, Macys's approach can be modified where a complex gate is first converted into an equivalent inverter with an equivalent input slew time and then the delay tables are used to calculate the gate delay. This is obviously very inaccurate. In another extension, Macys's approach can be modified by generating a pair of twodimensional delay tables for each unique combination of possible input transitions and slew rates. Obviously, this is very expensive for complex gate with say three of four inputs. In contrast, in our approach, we only need to generate four twodimensional tables independent of the input combination and slew rate. Kahng and Muddu [11, 13] propose a number of effective capacitance algorithms. In their latest approach [ 131, they state that by using the voltage of output pin of the gatelcell, they can find a non-iterative and fast method for calculating the effective capacitance that accurately matches the output waveforms in a range from 0.3 vdd to 0.6Vdd. In fact, finding the output transition time (from the complex set of equations that these authors present) can be very costly. Furthermore, the driver resistance in their model is a function of the output load and input transition time and can vary greatly. However, the authors use a single value for the driver resistance corresponding to the case that the driver sees the total capacitances of load. This is a major source of error in their proposed approach.
In this paper, we propose an optimal effective capacitance algorithm for both speed and accuracy; such that this capacitance value approximates both the transition time from 0 to 0.8Vdd and 50% propagation delay simultaneously. We also propose a new algorithm to find 50% propagation delay and "0 to 0.8VdT output transition time using effective capacitance for complex gates.
A New Algorithm for Effective Capacitance Calculation of RC Loads
We now propose a new algorithm that provides the effective capacitance in VDSM technologies, which approximates both the "0 to 0.8Vdd(( output transition time and the 50% gate propagation delay simultaneously.
For any combination of input transition time and output capacitive load, the gate can be replaced with a Thevenin equivalent circuit. This consists of an effective driver resistance, ramp input source and an intrinsic delay [2] . Therefore, the circuit in Fig. 4 can be approximated with the circuit in Fig. 5 . Then RCl is a linear resistance, which can be written as:
'dn for NMOS r d~
for PMOS WP

R d = I T -(7)
where rdp and rd,, are both functions of input transition time and output capacitive load. rdp and rd,, for some combinations of Cef and T R are shown in table 1. To find the effective capacitance, what we need is to approximate the RC-lr load with an effective capacitive load (Fig. 6 ) such that the voltage at the output pin of the gates in both circuits in Figs. 5 and 6 follow each other during output transition. (12) it is obvious that V , (t) and V , (t) are both equal at PO. In
Eq.
(1 I), a and o are the key parameters that determine the behavior of the output voltage. We note that these parameters do not change before and after t=TR. Therefore, if we match V, (t) and V , (t) at some critical time instances before t=TR, (say to-0.5vdd) and calculate an effective capacitance on that basis, then this effective capacitance will be a good approximation of a and o even for t > TR because V, (t) and VN (t) will continue to be very similar even after t&O.JVdd. Our experimental results have shown that the resulting effective capacitance causes V , (t) and VN (t) to closely follow one another at least until 0.8Vdd. Consequently, we end up with an iterative equation as follows:
1 -e-ar C o s h ( w t + 4 ) c,=c,+-Rd c, R d +RR which is a very good approximation as an initial guess. Rd is the driver resistance when it sees whole capacitive load (Ce&,+C,) . Then, using iterative equation, which is shown in Eq. (IS), we can find the accurate and fast C , for both 50% propagation delay and 0-0.8 Vdd output transition time.
Our algorithm for calculating Cef is as follows. Given the: following information for a particular timing path of a cell: the input slew time, TR, the n-load model parameters,(C,,R,C,), and the updated characterized cell output slew model, we perform the following steps:
I. 2.
3.
4.
5.
6.
7.
S.
Calculate an initial value of C , from Eq.
(1 6).
Obtain to-5p4 from the characterization Compare the previous value of ta5pA with the new to.5p4 in step 5.
If not within acceptable tolerance, then retum to step 3 until to-50% converges.
Report t%% and to-so% from the table.
Using this algorithm, one can obtain an effective capacitance that accurately approximates the 50% propagation delay as well as output transition time from 0 to O.SVd,+
Extension to Complex Gates
To use the above algorithm for complex CMOS gates, one must accurately calculate the output resistance of a channel-connected gate. Due to the body effect, it is difficult to compute the exact gate output resistance in channel-connected gates. Let rdn denote the driver resistance of a Ipm wide transistor of length L. By using a first order model (usually taught in textbooks on VLSI design), the driver output resistance without consideration of the body effect is calculated by assuming that the "on" resistance of any transistor with a W/L ratio is simply proportional to W W of that transistor. For instance, the output resistance of a 2-input NAND gate for a falling output transition (with a W/L ratio for each n-type transistor) is simply 2rd,/W.
Accounting for the body effect in channel-connected transistors in stacks, Kahng et al.
[ 131 propose an approach with which one can approximate the output resistance more precisely.
Performing some simulations, they find a body effect coefficient, which is dependent on the number of transistors in the stack and the parameters of the process technology. For instance, the output resistance of a 2-input NAND gate for a falling output transition (with W/L ratios for each n-type transistor) is 2.86rdn / W in 0.25pm process technology. In Kahng's approach, the coefficient is constant for a gate and is independent of the input combination (i.e., which input switches). Consider four input transition cases of a 3-input NAND gate as shown in Fig. 8 .
According to both the first order model and Kahng's model, all of these cases result in the same gate output resistance, which is obviously quite inaccurate.
We propose an output resistance calculation equation that uses m+l coefficients for m-series-connected transistors in the Nor P type stack. 
Experimental Results
We performed simulations for a number of different circuits in 0. lpm CMOS technology and report results. For our experiments we considered two inverters connected in series. We fixed the size of the first inverter at 60/30 pm and applied an input transition time of 300pS at the its input. We put an RC-n: load for the second inverter. We provide the results for comparison between HSPICE results and results of our algorithm for the output voltage of the second inverter in table 4. We also simulate a 3-input NAND gate to validate our algorithm proposed for complex gates. For each input of the 3-input NAND gate, we provided the same circuit as we mentioned for Inverter gate. For Table 5 , we only applied the switching input to the top transistor 
Conclusion
An increase in interconnect resistance in VDSM technologies has two important results: 1) the interconnect RC-delay resistance portion of a timing path increases and 2) the interconnect resistance reduces the cell delay via shielding the far end capacitances. Gate load delay calculation requires accuracy, and using delay tables is essential for accurate delay calculation for given capacitive load and input transition time. To use the delay tables, what we need is to approximate the load with an effective capacitance that is equivalent to the real load in terms of its 50% propagation delay and output transition time. In this paper we presented a new efficient algorithm which ends up in an effective capacitance for both 50% propagation delay and "0-0.8 Vdz output transition time, simultaneously. In addition, we proposed a new algorithm for complex gates, which calculates the gates delay for different input pattems. 
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